'%3e%3cpath%20d='M11.3162%20-31.9131L0.180283%20-20.754L58.5504%2037.4315L0%2096.3953L11.5936%20108.013L81.2799%2037.8345L11.3162%20-31.9131Z'%20fill='%23BC4363'/%3e%3cpath%20d='M176.065%2020.183L255.708%20-60.0288L243.962%20-71.7993L164.291%208.44032C154.722%2018.0846%20139.162%2018.1124%20129.552%208.52369L50.0469%20-70.7293L38.3008%20-58.9588L117.833%2020.3359C127.458%2029.9246%20127.485%2045.5167%20117.917%2055.1472L38.5643%20135.067L50.3104%20146.838L129.69%2066.8899C139.259%2057.2456%20154.819%2057.2178%20164.43%2066.8065L244.725%20146.865L256.471%20135.095L176.148%2055.0082C166.524%2045.4195%20166.496%2029.8274%20176.065%2020.1969V20.183Z'%20fill='%23BC4363'/%3e%3cpath%20d='M235.45%2037.8898L294.292%20-21.3657L282.698%20-32.9834L212.721%2037.5007L283.475%20108.04L294.611%2096.8814L235.45%2037.8898Z'%20fill='%23BC4363'/%3e%3cpath%20d='M77.3125%20173.882L88.4484%20185.041L146.763%20126.299L206.159%20185.513L217.753%20173.895L147.165%20103.522L77.3125%20173.882Z'%20fill='%23BC4363'/%3e%3c/g%3e%3cdefs%3e%3cclipPath%20id='clip0_1652_5616'%3e%3crect%20width='294'%20height='296'%20fill='white'%20transform='translate(0%20-110)'/%3e%3c/clipPath%3e%3c/defs%3e%3c/svg%3e)
Discover the other groups
Digital Design and Open Hardware
Group objectives
Open RISC-V Architectures
Low-Power & High-Performance Platforms
Secure & Reliable Systems
Advanced Design Methods
Technical competencies
Research team
Team members
Davide Rossi
Affiliate — Research Line Director
Marco Demicheli
Researcher
Luca Brunoldi
Researcher
Susanna Di Giacomo
Researcher
Andrea Bilano
Researcher — RF and mmWave IC design
Andrea Caiulo
Researcher — RF and mmWave IC design, executive PhD program
Andrea Mazzanti
Team leader — Coordination of the RF-to-THz group
Alex Marchioni
Researcher — Digital IC Designer
Lorenzo Zuolo
Researcher — System Architect
Riccardo Gandolfi
Researcher — Digital IC Designer
Riccardo Giunti
Researcher — Junior Digital Design Engineer
Samuele Colmi
Researcher — Embedded Software Engineer
Gabriele Lodi
Researcher — Digital IC Designer
Yvan Tortorella
Researcher — Digital IC Designer
'%3e%3cpath%20d='M11.3162%20-31.9146L0.180283%20-20.7555L58.5504%2037.43L0%2096.3938L11.5936%20108.011L81.2799%2037.8331L11.3162%20-31.9146Z'%20fill='%23C1CEFF'/%3e%3cpath%20d='M176.065%2020.1845L255.708%20-60.0273L243.962%20-71.7979L164.291%208.44178C154.722%2018.0861%20139.162%2018.1139%20129.552%208.52515L50.0469%20-70.7278L38.3008%20-58.9573L117.833%2020.3374C127.458%2029.9261%20127.485%2045.5182%20117.917%2055.1486L38.5643%20135.069L50.3104%20146.839L129.69%2066.8914C139.259%2057.247%20154.819%2057.2192%20164.43%2066.808L244.725%20146.867L256.471%20135.096L176.148%2055.0097C166.524%2045.4209%20166.496%2029.8288%20176.065%2020.1984V20.1845Z'%20fill='%23C1CEFF'/%3e%3cpath%20d='M235.45%2037.8889L294.292%20-21.3667L282.698%20-32.9844L212.721%2037.4998L283.475%20108.039L294.611%2096.8804L235.45%2037.8889Z'%20fill='%23C1CEFF'/%3e%3cpath%20d='M77.3125%20173.882L88.4484%20185.041L146.763%20126.3L206.159%20185.514L217.753%20173.896L147.165%20103.523L77.3125%20173.882Z'%20fill='%23C1CEFF'/%3e%3c/g%3e%3cdefs%3e%3cclipPath%20id='clip0_1652_5654'%3e%3crect%20width='294'%20height='296'%20fill='white'%20transform='translate(0%20-110)'/%3e%3c/clipPath%3e%3c/defs%3e%3c/svg%3e)